# System Reset (with built-in watchdog timer) Monolithic IC MM1096

### Outline

This IC functions in a variety of CPU systems and other logic systems to generate a reset signal and reset the system accurately during momentary interruption or lowering of power supply voltage. It also has a built-in watchdog timer for operation diagnosis. This prevents the system from running wild by generating an intermittent reset pulse during system mis-operation.

### Features

- 1. Built-in watchdog timer
- Low minimum operating voltage 130µA typ.
- Low operating limit voltage Vcc=0.8V
- Watchdog stop function (RCT pin)
- 5. Long clock monitoring time TPR (POWER ON) : Two (clock monitoring)=1 : 5
- Few external parts


### Package

DIP-6B (MM1096AD, MM1096BD) SOP-6C (MM1096AF, MM1096BF) SIP-8A (MM1096AS, MM1096BS)


### Applications

- 1. Reset circuits in microcomputers, CPUs and MPUs
- 2. Logic circuit reset circuits
- 3. Microcomputer system monitoring, etc.

### Pin Assignment



1	TC
2	NC
3	СК
4	GND
5	Vcc
6	RCT
7	Vs
8	RESET



1	TC
2	NC
3	СК
4	GND
5	Vcc
6	RCT
7	Vs
8	RESET

# **Pin Description**

Pin No.	Pin name	Functi	on						
		Two, Twe, Tpe variable pins.	Tpr (ms) = 500×Cr (μF)						
1	TC	(Two, Twe and Tee times are determined	Тwp (ал s) - 2500 ×Ст (µF)						
		by the external capacitor.)	Тwr (ms) - 100 ×Ст (µF)						
2	N.C								
3	CK	Clock input pin, inputs clock from logic system							
4	GND	GND pin							
5	Vcc	oltage detection MM1096A→3.2V, MM1096B→4.2V							
6	RCT	Watchdog timer stop pin Operation modes : Operation	tion $\rightarrow$ OPEN, Stop $\rightarrow$ connect to GND						
7	Vs	Detection voltage variable pin	etection voltage variable pin						
8	RESET	Reset output pin (low output)							

# Absolute Maximum Ratings

ltem	Symbol	Rating	Units
Power supply voltage	Vcc max.	-0.3~+10	v
CK pin input voltage	Vск	-0.3~Vcc+0.3 (≦+10)	v
Vs pin input voltage	Vvs	-0.3~Vcc+0.3 (≦+10)	v
Voltage applied to RCT pin	VRCT	-0.3~Vcc+0.3 (≤ +10)	v
Voltage applied to RESET pin	Von	-0.3~Vcc+0.3 (≤+10)	v
Allowable loss	Pd	300	mW
Storage temperature	Tsrc	-40~+125	°C

# Recommended Operating Conditions

Item	Symbol	Rating	Units
Power supply voltage	Vœ	+2.2~+7.0	v
RESET sync current	Ior	0~1.0	mA
Clock monitoring time setting	Two	0.1~1000	ans
Clock rise and fall times	trc, trc	<100	μs
TC pin capacitance	Ст	0.0002~2	μF
Operating temperature	Тор	-25~+75	°C

Item	Item		Measurement conditions	Min.	Тур.	Max.	Units
Consumption current	MM1096A	Icc	During watchdog timer operation		100	150	۸
Consumption current	MM1096B	ICC	During watchdog timer operation		130	195	μA
	MM1096A	Vsl	Vs=OPEN, Vcc	3.10	3.20	3.30	
Detection wells as	MM1096B	V SL	VS=OFEN, VCC	4.05	4.20	4.35	v
Detection voltage	MM1096A	Vsh	Vs=OPEN, Vcc	3.15	3.25	3.35	v
	MM1096B	V SH	VS=OFEN, VCC	4.15	4.30	4.45	
Detection voltage temperature coefficient		Vs/⊿T			±0.01		%/°C
Hysteresis voltage	MM1096A	V <sub>HYS</sub>	Vsh-Vsl, Vcc		50	100	mV
nysteresis voltage	MM1096B	VHYS			100	150	111 V
CK input threshold		VTH			1.2	2	V
CK input current		IIH	А: Vcк=3.6V, В: Vcк=5.0V		0	1	11 /
		IIL	Vck=0V	-12	-6	-2	μA
Output voltage	MM1096A	Vон	I $\overline{\text{RESET}} = 1 \mu A$	3.0	3.4		V
(High)	MM1096B	VOH	Vs=OPEN		4.5		v
		Vol1	I RESET = $0.5$ mA, Vs= $0$ V		0.2	0.4	V
Output voltage (Low)		Vol2	I $\overline{\text{RESET}}$ =1.0mA, Vs=0V		0.3	0.5	v
R output sync current		Iol	V RESET =1.0V, Vs= $0V$	1	2		mA
C⊤ charge current		Ict1	VTC=1.0V during watchdog timer operation	-0.28	-0.48	-0.96	μA
		Іст2	VTC=1.0V during power ON reset operation	-1.60	-2.40	-4.80	μA
Minimum operating power supply voltage to ensure RESET		Vccl	$V \overline{\text{RESET}} = 0.4V$ $I \overline{\text{RESET}} = 0.1 \text{mA}$		0.8	1.0	V

### Electrical Characteristics (DC) (Except where noted otherwise, MM1096A : Vcc=3.6V, Ta=25°C, MM1096B : Vcc=5.0V)

# Electrical Characteristics (DC) (Except where noted otherwise, MM1096A : Voc=3.6V, Ta=25°C, MM1096B : Voc=5.0V) (Except where noted otherwise, resistance unit is Ω)

Ite	m	Symbol	ol Measurement conditions		Тур.	Max.	Units
Vcc input MM1096A	Трі	Vcc 3.6V 2.8V	8			μs	
pulse width	MM1096B	- IPI	Vcc 5.0V 4.0V	8			μο
CK input p	ulse width	Тскw	CK or	3			μs
CK inpu	ut cycle	Тск		20			μs
Watchdo monitorin	•	Twd	Ст=0.02µF	25	50	75	ms
Reset t watchdog	ime for 1 timer *2	Twr	Ст=0.02µF	1	2	3	ms
Reset hol power sup	d time for ply rise *3	Tpr	Ст=0.02µF, Vcc	5	10	15	ms
Output delay ti	me from Vcc *4	Tpd	RESET pin, RL=10k, CL=20pF		2	10	μs
Output ris	e time *5	tr	RESET pin, RL=10k, CL=20pF		2.0	4.0	μs
Output fa	ll time *5	tr	RESET pin, RL=10k, CL=20pF		0.2	1.0	μs

Notes:

\*1 Monitoring time is the time from the last pulse (negative edge) of the timer clear clock pulse until reset pulse output. In other words, reset output is output if a clock pulse is not input during this time.


\*2 Reset time means reset pulse width. However, this does not apply to power ON reset.

- \*3 Reset hold time is the time from when Vcc exceeds detection voltage (VsH) during power ON reset until reset release (RESET output high).
- \*4 Output delay time is the time from when power supply voltage drops below detection voltage (VsL) until reset (RESET output low).
- \*5 Voltage range when measuring output rise and fall is 10~90%.
- \*6 Watchdog timer monitoring time (TwD), watchdog timer reset time (TwR) and reset hold time (TPR) during power supply rise can be changed by varying C⊤ capacitance. The times are expressed by the following formulae.


 $\begin{array}{l} T_{PR} \mbox{ (ms)} \coloneqq 500 \mbox{ XCt } \mbox{ (}\mu\mbox{ F)} \\ T_{WD} \mbox{ (ms)} \coloneqq 2500 \mbox{ XCt } \mbox{ (}\mu\mbox{ F)} \\ T_{WR} \mbox{ (ms)} \coloneqq 100 \mbox{ XCt } \mbox{ (}\mu\mbox{ F)} \\ Example : When \mbox{ Ct} = 0.02 \mbox{ }\mu\mbox{ F} \\ T_{PR} \coloneqq 10 \mbox{ ms} \\ T_{WD} \coloneqq 50 \mbox{ ms} \\ T_{WR} \coloneqq 2 \mbox{ ms} \end{array}$ 

### Measuring Circuits

#### Measuring Circuit 1 (DC)



Measuring Circuit 2 (AC)




### Measuring Circuit 1 SW & Power Supply Table


Item	Symbol	SW1	SW2	SW3	SW4	SW5	SW6	Vcc	Vск	Vст	RESET	VM, IM	Notes
Consumption current	Icc	OFF	OFF	OFF	ON	ON	Α	3.6V	3.6V	0V		Icc	
Detection wells	Vsl	OFF	OFF	ON	ON	ON	Α	3.6V→3V	0V	2V		Vo1, CRT1	
Detection voltage	Vsh	OFF	OFF	ON	ON	ON	A	3V→3.6V	0V	2V		Vo1, CRT1	
CK input threshold	VTH	OFF	OFF	OFF	ON	ON	Α	3.6V	0V→3V	1V		Іск, Иск	
CK input ourrent	IIH	OFF	OFF	OFF	ON	ON	A	3.6V	3.6V	0V		Іск	
CK input current	IIL	OFF	OFF	OFF	ON	ON	Α	3.6V	0V	0V		Іск	
Output voltage (High)	Voh	ON	OFF	ON	ON	ON	Α	3.6V	3.6V	2V	-1µA	Vo1	
	Vol1	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	0.5mA	Vo1	
Output voltage (Low)	Vol2	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	1.0mA	Vo1	
Output sink current	Iol1	OFF	ON	ON	ON	ON	В	3.6V	3.6V	2V		Io1	Vo=1V
CT charge current 1	ITC1	OFF	OFF	OFF	ON	OFF	A	3.6V		1V		Ітс	
CT charge current 2	Ітс2	OFF	OFF	OFF	ON	OFF	A	3.6V		IV		Ітс	
Minimum operating power	VCCL	ON	OFF	ON	ON	ON	А	0V→2V	0V	0V		V. V.	
supply voltage to ensure RESET		UN	OFF		UN	UN	A	00-20	00	00		Vo1, Vcc	

#### Measuring Circuit 2 SW & Power Supply Table

Item	Symbol	SW1	SW2	Vcca	Vcc	Vска	Vск	CRT	Notes
Vcc input pulse width	T <sub>P</sub> 1	С	В	3.6VT1	_	1.4VT2T3	_	CRT1	T1=8µs
	111	U	D	2.8V		0V		CRT2	11-0µ5
CK input pulse width	Тскш	A	В		3.6V	$1.4V_{}$ $T_{2}$	_	CRT1	T2=3µs
	ICKW		D	_	3.0 V	$0V \square or \square T2$	_	CRT2	12–3µ8
CK input cycle	Тск	A	В		3.6V	$1.4V_{}$ T2 T3		CRT1	T3=20µs
	ICK	A	Б	_	3.01	0V	-	CRT2	15=20µS
Watchdog timer	Twp	A	А		3.6V		3.6V	CRT1	
monitoring time	IWD	A	А	_	3.01	-	5.01	CRT2	
Reset time	Twr	A	А		3.6V		3.6V	CRT1	
for watchdog timer	IWK		л	_	3.0 v	-	3.01	CRT2	
Reset hold time for	TPR	B→A	А		3.6V		3.6V	CRT1	
power supply rise	ТРК	D-A	л	_	3.0 v	-	3.0 v	CRT2	
Output delay time	TPD	с	А	3.6V	1		0V	CRT1	
from Vcc	TPD		А	0V <b>*</b>	_	-	01	UNII	
Output rise time	TR	A	А	-	3.6V	_	3.6V	CRT1	
Output fall time	TF	A	Α	-	3.6V	_	3.6V	CRT1	

# **Block Diagram**





#### Description of Operation

- 1. RESET goes low when Vcc rises to approximately 0.8V. Approximately 1µA (Vcc=0.8V) of pull up current is output from RESET
- 2. Capacitor C⊤ charging starts when Vcc rises to VsH (MM1096A ≒ 3.25V, MM1096B ≒ 4.3V). Output is in reset state at this time.
- 3. Output reset is released (RESET goes high) after a certain time (TPR), from when CT starts charging until discharge (the time from when CT voltage reaches a certain threshold value 1 (≒ 1.4V) until CT voltage drops to a certain threshold value 2 (≒ 0.2V).

Reset hold time : TPR is as follows.

Tpr (ms) = 500 X Cτ (μF)

CT charging starts again after reset release, and watchdog timer operation begins.

- Clock input to the CK pin during  $C_T$  charging will cause mis-operation.
- 4. If a clock is input (negative edge trigger) to the CK pin during C<sub>T</sub> charging, C switches from charging to discharge.
- 5. Discharge switches to charging when C<sup>T</sup> voltage drops to a certain threshold value (≒ 0.2V). Steps 4 and 5 are repeated while a normal clock is input from the logic system.
- 6. Output goes to reset state (RESET goes low) when the clock ceases and C⊤ voltage reaches reset ON threshold value (≒ 1.4V).

The formula for C<sub>T</sub> charging time (T<sub>WD</sub>: watchdog timer monitoring time) until reset is output is as follows. T<sub>WD</sub> (ms)  $= 2500 \times C_T (\mu F)$ 

7. Watchdog timer reset time T<sub>WR</sub> is the discharge time until C<sub>T</sub> voltage drops to reset OFF threshold value (≒ 0.2V). The formula is as follows.

Twr (ms) = 100 × Cτ (μF)

After reset OFF threshold value is reached, output reset is released and C⊤ starts charging. Thereafter, steps 4 and 5 are repeated if a normal clock is input, and when the clock ceases, 6 and 7 are repeated.

- 8. Reset is output when Vcc drops to VsL (MM1096A ≒ 3.2V, MM1096B ≒ 4.2V). C⊤ is charged simultaneously.
- 9. CT charging starts when Vcc rises to VsH.

When Vcc drops momentarily, CT charging begins after the charge is first discharged, if the time from Vcc dropping below VsL until it rises to VsH is longer than the Vcc input pulse width standard value TPI.

- 10.Output reset is released after Vcc goes above VsH and after TPR, and the watchdog timer starts. Thereafter, 8~10 are repeated when Vcc goes below VsL.
- 11. When power is OFF, reset is output if Vcc goes below VsL.
- 12. When Vcc drops to 0V, reset output is held until Vcc reaches 0.8V.